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Interfacial states of silicon nanowire field-effect transistors with rectangular-like cross-sections
wire height of 10 nm and widths of 9 and 18 nm have been evaluated from the transfer
characteristics in the subthreshold region measured at cryogenic temperatures, where kinks in the
drain current becomes prominent. It is found that the kinks can be well-explained assuming local
interfacial states near the conduction band Ec. The main extracted local states have been shown to
exist at 10 and 31 meV below Ec with the densities of 1.31013 cm−2 /eV and 5.4
1012 cm−2 /eV, respectively. By comparing two field-effect transistors with different wire widths,
the former states can be assigned to the states located at the corner and the side surface of the wire,
and the latter to the top and the bottom surfaces. © 2011 American Institute of Physics.
doi:10.1063/1.3598402
Silicon nanowire SiNW metal-oxide-semiconductor
field-effect transistor MOSFET is a promising candidate of
future complementary MOS devices for further scaling. To
improve the short channel effect immunity with SiNW FETs,
the cross-sectional dimensions of SiNW channel should be
designed to be small.1 As a result, curved surfaces near cor-
ners of rectangular-like SiNW cross-sections might be the
dominant surface for the conduction as the cross-sectional
dimensions decrease.2 In this case, curved surfaces with vari-
ous surface orientations might be more prominent with
smaller cross-sectional dimensions to modify the interfacial
state density Dit distribution energetically and physically
different from that of planar-type FETs.3 As the interfacial
states are related to reliability issues of gate oxide of
MOSFET,4 it is important to characterize the interfacial
states. In this letter, we report the interfacial state density
distribution of SiNW nFETs.
SiNW nFETs with a semigate-around structure4 were
fabricated on silicon-on-insulator SOI wafers. The detailed
fabrication process is reported in Refs. 2 and 5. Cross-
sectional scanning transmission electron microscope images
of the SiNW channels are shown in Figs. 1a and 1b.
SiNW nFETs with rectangular-like cross-sections with chan-
nel widths wNW of 9 and 18 nm were examined in this
letter. The SiNW nFETs had the same channel height hNW
of 10 nm. Planar-type SOI nFET with SOI layer thickness of
28 nm was also evaluated. Effective gate lengths Lg of the
SiNW nFETs with wNW of 9 and 18 nm, and planar-type SOI
nFET were 415 nm, 458 nm, and 577 nm, respectively,
which were extracted by Chern’s channel resistance method.6
Interfacial state density distribution was evaluated using
transfer characteristics and subthreshold slope SS of the
SiNW nFETs Refs. 7 and 8 at a drain bias voltage of 50
mV. The transfer characteristics were measured at tempera-
tures from 290 down to 43 K. SS is expressed as9
SS = ln 10
kT
q 1 + Cd + CitsCox  , 1
where k is the Boltzmann constant, T is the measurement
temperature, q is the elementary charge, Cox is the oxide
capacitance, Cd is the depletion capacitance, and Cit s is
the interfacial state capacitance that is a function of the sur-
face potential s. Cit s is a first order partial derivative of
interface trap charge density Qit. The minimum SS values
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FIG. 1. Cross-sectional scanning transmission electron micrographs of the
channels of SiNW FET with a wNW of 9 nm and hNW of 10 nm and b
wNW of 18 nm and hNW of 10 nm. Transfer characteristics of SiNW nFETs
with c wNW of 9 nm and hNW of 10 nm and d wNW of 18 nm and hNW of
10 nm are also shown. Kinks are indicated by arrows.
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at each temperature of SiNW nFETs with wNW of 9 and
18 nm showed linear relationship on measurement
temperatures from 86 to 290 K in Eq. 1 with a slope of
2.010−4 V /K and 2.110−4 V /K, which corresponds
to constant Dit of 2.91011 cm−2 /eV and 2.7
1011 cm−2 /eV, respectively. Moreover, at the measure-
ment temperatures below 74 K, kinks in transfer characteris-
tics become predominant as shown in Figs. 1c and 1d.
Note that this feature was not observed for the planar-type
SOI nFET not shown. SS of SiNW nFET with wNW of
9 nm and planar SOI nFET were shown in Fig. 2. Based on
Eq. 1, the kinks in the subthreshold slopes of the SiNW
FET in Fig. 2a can be attributed to the increase in Cit s,
which indicate localized interfacial states in the forbidden
band gap of the SiNW channel. Therefore, a slight increase
in the Vg may fill the local Dit with electrons Qit to weaken
the control of s, which causes the kink in the subthreshold
slope. The kink appeared at higher gate overdrive voltage
Vov as the measurement temperature increased. This is be-
cause larger increase in gate voltage is necessary to increase
s in strong inversion condition than in depletion and weak
inversion conditions.
To extract the energy distribution of the interfacial states
Dit E, subthreshold slopes were calculated assuming an
arbitrary Dit profile and compared with the obtained experi-
mental data. A compact MOSFET model, Hiroshima-
university STARC IGFET Model,10,11 was used for SS calcu-
lation. Interfacial state density distribution was expressed as
a sum of the Gaussian functions in Eq. 2;
DitE = Dit,peak expE − Eit22 	 2
Qits = q
 DitEFE,T,sdE , 3
where E is the energy level in the silicon band gap, F
E ,T ,s is the Fermi–Dirac distribution function, Dit,peak is
the maximum of the interfacial state density distribution,  is
the variance of the Gaussian function, Eit is the center of
localized interfacial state distribution. Cox was extracted by
split-CV method applied to a multichannel SiNW nFETs, so
that 1.64 F /cm2 and 1.28 F /cm2 were extracted for
910 nm2 and 1810 nm2 SiNW nFETs, respectively.
The extracted Dit E is shown in Fig. 3a. One can observe
two distinct peaks in the profile; a component A with a peak
interfacial state density of 1.31013 cm−2 /eV below 10
meV of Ec, and a component B with a peak interfacial state
density of 5.41012 cm−2 /eV below 31 meV of Ec. The
constant Dit obtained from the minimum SS measured at
temperatures from 86 to 290 K are also shown in Fig. 3a.
These values are relatively small compared with the ex-
tracted Dit. The calculated SS explains well the measured SS
as shown in Figs. 3b and 3c. A schematic band diagram
for probing of the additional Dit E is shown in Fig. 4a.
While decreasing wNW from 18 to 9 nm, the component B
increased. On the other hand, the component A was larger
with larger channel width. These results suggest that the
component B is related to Dit along the side surfaces includ-
ing the upper and lower corners, and that the component A is
related to Dit at the top surface as well as the bottom BOX-
nanowire interface as shown in Fig. 4b, in which the cou-
pling effect on the fully depleted SiNW nFET was
considered.12 Note that no kink was observed with planar
SOI nFET as shown in Fig. 2b, indicating the specific Dit
distribution at the side surfaces or at the corners that have
curved surface of the SiNW channel. There might be a con-
cern that the surface potential fluctuation affected subthresh-
old slopes of MOSFET,13 which might introduce an error in
the extracted Dit distribution. Another concern might be that
the components A and B affected mutually because of the
coupling effects.12
It has been reported using the electron spin resonance
that the trivalent silicon defect at silicon and silicon dioxide
interface, which is called Pb center, is the origin of the inter-
facial states.14,15 Energy-resolved deep level transient spec-
troscopy is another evaluation method of interfacial states.16
Two kinds of Pb center, Pb0 and Pb1 have been proposed, and
0.0
0.0
0.0
0.0
0.0
0.1
-0.2 -0.1 0.0 0.1
0.0
0.0
0.0
0.0
0.0
0.1
-0.20 -0.10 0.00 0.10
Gate Overdrive Voltage (V)
-0.2 -0.1 0.0 0.1
5
40
3
2
10
0
43 K
210 K
planar SOI
TSOI=28 nm
Lg=577 nm
Gate Overdrive Voltage (V)
-0.2 -0.1 0.10.0
5
4
3
2
1
SS
(m
V/
de
c.
)
wNW: 9 nm
hNW : 10 nm
Lg= 415 nm
43 K
210 K
(a) (b)Vd=50 mV Vd=50 mV
SS
(m
V/
de
c.
)
FIG. 2. Color online Subthreshold slopes of a SiNW nFETs with wNW of
9 nm, and b planar-type SOI nFET as a function of the gate overdrive
voltages measured at temperatures from 43 to 210 K.
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FIG. 3. a Interfacial state density of the SiNW nFETs with wNW of 9 nm
solid line and 18 nm dotted line as a function of the energy levels in the
band gap of the SiNW channels. Dashed line indicates constant interfacial
state density in all energy levels. Subthreshold slopes of the SiNW nFETs
with wNW of b 9 nm and c 18 nm obtained by experiments open circle
and calculations solid and dotted lines.
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FIG. 4. a A schematic band diagram for probing of the localized interfacial
states with components A and B. b A schematic illustration for the rela-
tionship between the components of the additional interfacial states and the
locations.
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the energy levels of Pb centers have been investigated by
many authors. However, the peak energy levels of the inter-
facial state density distribution in Fig. 3a are not consistent
with the peak energy levels of Pb0 and Pb1 on 100,16–20,23
110,21,23 and 111-oriented16,17,21–23 silicon/silicon dioxide
interfaces. These facts indicate that the interfacial states of
the SiNW nFETs are physically different from those Pb0 and
Pb1 on 100, 110, and 111-oriented surfaces.
It has also been reported that stress was induced around
the corners of the SiNW channel during gate thermal oxida-
tion processes because of the volume expansion of silicon
dioxide.24,25 Ngai and White26 reported that the energy level
of the interfacial defect changed as the distance between sili-
con atoms changed. One possible explanation to the interfa-
cial states near the conduction band edge of the SiNW chan-
nel is that energy levels of the interfacial states Pb centers
split due to the distortion of the bond distances induced by
the stress around corners during the thermal oxidation pro-
cess.
Another possible reason might be the additional energy
states due to the interstitial silicon atoms27 in the channel, as
interstitial silicon atoms can be injected from the oxidation
front into silicon beam structure during the thermal oxidation
process.28 The model suggests that interstitial silicon atoms
near the oxide/channel interface injected by sacrificial oxida-
tion and following gate oxidation processes, which generated
energy states near conduction band edge that evaluated in
this letter.
In summary, we reported the existence of the additional
interfacial states of SiNW nFETs with rectangular-like
cross-sections wire height of 10 nm and wire width of 9 and
18 nm from the transfer characteristics in the subthreshold
region measured at cryogenic temperatures, where kinks in
the drain current becomes prominent. It is found that the
kinks can be well-explained assuming local interfacial states
near the Ec. The main extracted local states have been shown
to exist at 10 and 31 meV below the Ec with the densities of
1.31013 cm−2 /eV and 5.41012 cm−2 /eV, respectively.
By comparing two FETs with different wire widths, the
former states can be assigned to the states located at the
corner and the side surface of the wire, and the latter to the
top and the bottom surfaces.
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